Unbalanced supply voltages can be fully compensated in boost type power converters with active front end if sufficient energy storage is provided by the DC-link capacitor. In converters that have no energy storage, matrix converters for example, the maximum voltage transfer ratio will be reduced if one or more input lines are at a reduced voltage. Traditional control techniques (passive compensation methods) compensate the effect of unbalanced voltage supply for matrix converters but limit the output voltage/powe depending on the unbalance level.
Unbalanced supply voltages can be fully compensated in boost type power converters with active front end if sufficient energy storage is provided by the DC-link capacitor. In converters that have no energy storage, matrix converters for example, the maximum voltage transfer ratio will be reduced if one or more input lines are at a reduced voltage. Traditional control techniques (passive compensation methods) compensate the effect of unbalanced voltage supply for matrix converters but limit the output voltage/powe depending on the unbalance level.
This paper proposes two methods to actively (no loss in output voltage capability) compensate the effect of unbalanced voltage supply: the first one shown in Fig. 1(a) , utilizes the clamp capacitor, which is normally needed to protect a Direct Power Converter (DPC), to extend the operating range of a Two-Stage DPC during unbalanced supply conditions preserving its theoretic maximum voltage transfer ratio capability; the second one shown in Fig. 1(b) is a new topology based on a hybrid approach, consisting of an H-bridge inverter inserted into the dc-link, which is also able to preserve the output voltage capability under unbalanced supply conditions. Both solutions are validated through simulations.
Unbalanced voltage supply cause the input voltage vector locus to become an ellipse, which means that the average over a switching period of the rectified voltage to vary in a much wider range than in the ideal case (sinusoidal and balanced supply voltages). The principle of active compensation is to use energy storage in order to store energy when the rectified voltage is high (positive and negative voltage sequences point in the same direction) which would be used when this is low (the positive and negative sequences point opposite). Fig. 2(a) shows the DC-link voltage seen at the inversion stage terminals when there is no active compensation and the average dc-link voltage reaches a minimum of 440 V, which means that the voltage transfer ratio defined as a ratio between the output voltage divided to the direct sequence of the input voltage is decreased from 0.866 (ideal case) to 0.78. By applying active compensation using the clamp circuit, this is restored back to 0.866 as shown in Fig. 2(b) . The price to be paid for improving the converter robustness against grid disturbances is a slightly oversized clamp capacitor, the need to introduce an extra IGBT in the clamp circuit and the degradation of input current quality due to uncontrolled capacitor charging, which is shown in the full paper.
Active compensation using an hybrid approach is not only able to restore the voltage transfer ratio, but also stabilizes the average over a switching period and boost its value to a corresponding voltage transfer ratio of 0.909, which means that the voltage delivered to the output side falls within the normal voltage tolerance (±10%) of a motor which will allow this topology to directly compete the well established back-to-back voltage source converters. 
Introduction
Currently, the most successful converter topology used in Adjustable Speed Drives (ASDs) consists of a diode bridge rectifier supplying a Voltage Source Inverter (VSI) via a high storage capacitor bank. It has the advantage of being very simple and cheap but as the installed power in ASDs increases, negative effects on the mains (current distortion, EMI) have been observed (1) . These shortcomings, in conjunction with the lack of robustness against unbalanced supply voltage require the use of controlled active front-end stages in future ASDs. The back-to-back Voltage Source Inverter features a fully controlled active front-end rectifier that solves all previously presented problems while requiring the lowest amount of switching devices (6 IGBTs and diodes) but the installed energy in passive components (boost inductances) remains high. The reduction of the DC-link capacitor has been investigated but film capacitors, which have lower energy density, are needed due to the larger current ripple, which low size electrolytic capacitors cannot cope with. However, in order to provide balanced input currents while operating with unbalanced supply and having reduced energy storage in the dc-link will result in larger dc-link voltage ripple due to the power ripple caused by the inverse sequence voltage component. In order to avoid overmodulation of the PWM rectifier, it is necessary to limit the dc-link voltage to the peak value of the line-to-line input voltage, which means that the whole converter will be subject to high voltage stress: oversized component (semiconductor and dc-link capacitor) and switching losses. * School of Electrical and Electronic Engineering, University of Nottingham, Univ. Park, NG7 2RD Nottingham, UK An alternative to this is the direct power conversion (DPC) approach with forced commutated semiconductor devices (IGBTs, GTOs, etc). The matrix converter (2) - (8) , which is the most known DPC representative, has challenged the research in the last 25 years due to the many unsolved implementation aspects, which were solved lately but implies a higher cost. Another possibility to implement DPC providing similar input and output performance as a standard single-stage matrix converter is the two-stage DPC (9) - (13) , also referred in the literature as "indirect MC", "dual bridge MC" or "sparse matrix converter" which consists of a current source type rectifier stage directly linked to a voltage source type inverter stage. It has been shown already that this two-stage DPC allows for reducing the number of IGBTs (12) , much simpler commutation of the switches compared to a single-stage matrix converter (11) , possibility to build more complex converter structures with multiple supply and load ports (13) . Unbalanced voltage supply can be fully compensated in boost type power converters with active front end where enough energy storage is installed in the DC-link capacitor. In DPCs, which have no energy storage (e.g. matrix converter), it is expected that the converter output voltage capability will be affected. Control techniques to compensate the effect of unbalanced voltage supply for matrix converters (14) - (17) allow for a limited output voltage and power capabilities, which depends on the level of unbalance. This is illustrated in Fig. 1 , where the input voltage locus, the hexagon of the output voltage vectors and the output voltage locus are shown in three situations: balanced input voltages ( Fig. 1(a) ), unbalanced voltage supply with the best case position of inverse sequence in respect to the hexagon (tangent to ellipse in four points ( Fig. 1(b) ) and the worst case situation where the hexagon is tangent to the ellipse in only two points ( Fig. 1(c) ). It can be noticed that the radius of the output voltage vector decreases. This paper proposes the utilization of the clamp capacitor, which is normally needed to protect a Direct Power Converter (DPC), to extend the operating range of a Two-Stage DPC during unbalanced supply preserving its theoretical output voltage capability.
Two-Stage DPC Topology with A Clamp Curcuit
In Ref. (3), (4), (7), (8) has been shown that a clamp circuit is needed to allow safe shutdown of a DPC that supplies an inductive load, while the size of the clamp capacitor depends on the amount of magnetic energy stored in the load inductance. Normally, the clamp circuit consists of a three-phase diode bridge connected to the load terminals on the AC side and to the clamp capacitor on the dc-side. This clamp circuit is also needed on the input side in order to protect the DPC from possible grid disturbances. Therefore, in most of the applications, it consists of twelve diodes and a capacitor. In Ref. (17) it has been proposed to use an IGBT connected in anti-parallel to the clamp capacitor diode to allow circulation of the magnetic load energy when the power factor is poor, because that application utilized a unidirectional rectification stage.
As in this case the objective is to increase the output voltage capability during unbalanced voltage supply, the utilization of clamp capacitor to store a certain amount of energy is desired. The equivalent scheme of the topology shown in Fig. 2 , when the clamp capacitor IGBT is off/on is shown in Fig. 3 . When the IGBT is off, the converter topology is equivalent to the standard 2-stage DPC ( Fig. 3(a) ), and this will be used when operating in the region where the inverse sequence cause the increase of the magnitude of the input voltage vector. During this period, the clamp capacitor voltage will charged to the maximum available voltage level. When the input voltage vector magnitude decreases below the desired output voltage level, it is necessary to utilize also the clamp capacitor voltage to boost up the average value of the (17) dc-link voltage seen by the inversion stage. Therefore, the equivalent scheme of that switching sequence becomes as shown in Fig. 3 (b).
Space Vector Modulation for A Two-Stage DPC
In Ref. (11), it has been shown that the implementation of Space Vector Modulation (SVM) for a two-stage DPC is identical to the case of a matrix converter controlled by an indirect SVM (5) (6) , therefore only the final equations are presented here. SVM produces a combination of two adjacent active vectors and a zero-vector to synthesize a reference vector of variable amplitude and angle. The proportion between the duty-cycles of the two adjacent vectors gives the direction and the duty-cycle of the zero-vector determines the magnitude of the reference vector. The input current vector I in (only its angle) is the reference of the rectification stage ( Fig. 4(a) ) and the output voltage vector V out is the reference of the inversion stage ( Fig. 4(b) ). The duty-cycles of the active switching vectors for the rectification stage, I γ , I δ are given by (1) and the duty-cycles of active switching vectors for the inversion stage, V α , V β are given by (2) .
In the rectification stage, the zero-vector is eliminated and the switching sequence consists only of the two adjacent current vectors (line-to-line voltages). The zero-vector is applied by the inversion stage according to its need. 
By using (1), the adjusted rectification stage duty-cycles are found (3) , where the modulation index of the rectification stage used in (1) is now unity. These duty-cycles multiply with the switching period and the resulting ON-times directly drive the rectification stage switches. Since the average voltage in the DC-link is not constant anymore due to the cancellation of the zero-vector in the rectification stage, it is necessary to calculate its value to compensate the modulation index of the inversion stage:
The inverter stage may use a double-sided asymmetric PWM switching sequence 0 γ -α γ -β γ+δ -α δ -0 δ , but with unequal sides because each side corresponds to a rectification switching sequence which has a different DC-link voltage. Therefore, the value of the modulation index m U in (2) has to be corrected with the momentary average DC-link voltage V PN−avrg (4) , which takes into account its variation. The inversion stage duty-cycles are given in (6): 
Utilization of the Clamp Capacitor Voltage to Compensate the Effect of Unbalanced Supply
The illustration of the voltage transfer limitation is given in Fig. 5 , where the three phase voltages (top side) and the dclink instantaneous voltage and its average (bottom side) are shown in two situations: balanced supply voltage ( Fig. 5(a) ) and 10% voltage unbalance (Fig. 5(b) ). It is therefore clear that the output voltage generation capability is decreased when the dc-link average voltage reaches minimum and that in the case of unbalanced supply, this is further decreased.
Compensation of unbalanced voltage supply consist first in mixing the two line to line voltages in order to provide a constant average DC-link voltage to the inversion stage (4), or to perform the compensation of the variable average DClink voltage which is an effect of unbalanced voltage supply by the modulation index of the inversion stage (5) . In order to compensate the effect of unbalance that will reflect on the quality of the input current, a different reference angle of the input current vector has to be chosen. In Ref. (15) and (16) it has been proven that it is possible to fully compensate the effect of unbalanced voltage supply on the quality of output voltage, while the output voltage capability decreases compared to the ideal voltage supply, while limited compensation of the unbalance in the quality of the input currents may be achieved. In Ref. (17) it has been proposed to use an IGBT in anti-parallel with the diode in the clamp circuit in order to feed back the energy that returns into the clamp capacitor from the load when the power factor is below 0.5, which is typical to an AC motor operating at light load. The clamp capacitor voltage was utilized when its level exceeded a certain level, which controlled the turn on of the transistor mounted in anti-parallel with the clamp circuit diode. As the rectification stage was unidirectional and as the clamp circuit voltage was higher than any line-to-line input voltages, it forced the diodes in the rectifier stage to be reverse biased, causing short term (more than a few switching periods) disconnection of the inverter stage from the mains which had a negative impact on the input current waveform. In this section it will be presented the utilization of the same technique to use the clamp circuit in order to extend the operation range of the 2-stage DPC during unbalanced voltage supply, but employing a new pulse generation technique (13) which that ensures the rectifier does not disconnect from the inverter for more than a switching period. The principle of operation is as follows: the clamp capacitor assumed to charge at the peak value of the highest line to line voltage will be normally separated from the circuit, when the dc-link voltage decreases due to the effect of the inverse sequence. By closing the transistor connected in antiparallel to the clamp circuit diode, it is possible that when the input voltage vector is close to the its minimum, instead of combining the two line-to-line voltages to produce the dc-link voltage seen by the inverter stage which will result in a lower average dc-link voltages, to utilize a third voltage in addition to the two already mentioned: the clamp capacitor voltage. This is illustrated in Fig. 6 , where the switching states succession of the rectification stage and the inversion stage are shown separately, and the resulting switching state combination of the two-stage DPC is underlined.
It is therefore possible to boost up the average dc-link voltage and provide improved compensation capability of the two-stage DPC. As the three voltages are always combined within the switching period, the input current will not loose continuity, which will not cause extra damage to the input current waveform. It is necessary to prevent discharging the A mathematical model is developed below in order to determine the amount of capacitance needed to store enough energy in the clamp circuit in order to provide active compensation of a given level of unbalance. Lets consider first the standard case with no compensation, under balanced supply conditions. The average dc-link voltage is given by (4). The worst situation takes place in the middle of the sector when the angle of the input voltage vector is π/6 and:
Lets consider the case when we use the clamp capacitor in order to compensate the effect of unbalance on the average dc-link voltage level:
It is fair to assume that the clamp capacitor voltage will charge at the highest peak line-to-line voltage level, which is further increased by the negative sequence, while the minimum average uncompensated dc-link voltage level is expected to decrease in correlation with the unbalance:
This enables us to find the highest duty-cycle of the clamp capacitor voltage to fully compensate the supply unbalance:
In case of 10% unbalance, it can be easily concluded that the clamp capacitor will be connected to the inverter terminals for less than 27% of the switching period, which is the maximum. In case we assume a triangular shape of d clamp :
In case of 10% unbalance, the time duration where the average dc-link voltage is below the target value is 2 ms, which means that for a 4 kW drive (4.5 kW active power fed to the motor) with 485 V average dc-link voltage and 9.3 A average dc-link current, it will be necessary to store an amount of 1.57 J.
We assumed that the voltage in the clamp circuit would remain constant. Normally, the ripple in the dc-link voltage will vary from (13) which means 625 V when the negative sequence points into the same direction as the direct sequence and the clamp capacitor is fully charged, to (14)
which means 440 V, when the negative sequence points opposite to the direct sequence. If we assume that we can allow a discharge of the clamp circuit with 50 V, it results a minimum value for the clamp capacitor, which is feasible:
It is necessary to evaluate the amount of distortion caused by the uncontrolled charging of the clamp capacitor. In order to estimate that, we assume that a three-phase diode rectifier that feeds a dc-link capacitor of same size as the clamp capacitor, selects the highest in magnitude line-to-line input voltage:
The worst-case condition takes place when the clamp capacitor is fully discharged to the level given by (14) , which gives the corresponding angle for the clamp diode to enter conduction:
In case of 10% voltage unbalance, it means that in the worst case condition α chg = sin −1 (440/625) = 0.25π, which in the case of having a 52.5 µF clamp capacitor gives a maximum current peak of 7.3 A. In the case considered in (15) which was used to size the clamp capacitor, the capacitor is discharged only by 50 V giving therefore a higher angle α chg = sin −1 (575/625) = 0.37π, which leads to a smaller charging current peak of only 4 A. This situation is reasonable compared with the input current drawn by the converter when operating at full load (approx 10 A pk ), which proves that this current peaks will not damage the converter, limiting also the input current distortion.
The Hybrid Approach
In order to overcome the distortion of the input currents caused by the uncontrolled charging of the clamp capacitor, a hybrid topology (19) has been proposed and investigated. It consists of introducing a variable voltage supply in the intermediary link of the two-stage DPC, in series with the main current path as it is shown in Fig. 7 . The purpose of the auxiliary voltage supply is to cover the deficit of voltage, which is characteristic to the two-stage DPC. It is possible to fully compensate the voltage transfer ratio drawback by supplying the missing power to this auxiliary voltage supply, which has a much smaller voltage capability (device voltage rating/installed power) than the main DPC. In case it is desired to keep the complexity of the converter low, the increase in the voltage transfer ratio is limited below unity by the condition that the power balance over a cycle of the input voltage to be zero.
The easiest way to implement a variable voltage supply and to achieve high conversion efficiency, which is essential in this kind of application, is by using a PWM H-bridge inverter. The resulting topology is shown in Fig. 8 . Its dc-link capacitor provides the energy buffer needed to temporarily compensate the lack of output voltage capability, while its voltage generation capability is given by the difference between unity and the maximum voltage transfer ratio (0.866).
As an H-bridge inverter has normally the capability to produce bipolar voltages, it means that its voltage rating is expected to be between 7 and 14% of the main converter devices.
In a two-stage DPC, where the rectifier is controlled by SVM, usually the zero voltage vectors of the converter are produced only by the inversion stage. This allows the reduction of the number of commutation of the rectifier stage, which then reflects in a variable dc-link voltage when calculated over a switching period. This is illustrated in Fig. 5 , where the input phase voltages (upper plots) and the instantaneous dc-link voltage and its averaged value over a switching period (bottom) are shown in two situations: balanced ( Fig. 5(a) ) and 10% unbalanced voltage supply. It is seen that the average dc-link voltage is maximum when the input current vector is near the sector boundary (θ in = 0 or π/3) and minimum when the reference angle is in the middle of the sector (θ in = π/6). In case the angle of the input current reference vector is the same as the angle of the input voltage vector, the maximum of the dc-link voltage will correspond to the peak line-to-line input voltage, while the minimum (θ in = π/6) will correspond to 0.866 of the peak line-to line voltage. When the average voltage delivered by the rectifier is too small, it is possible to add a fraction of the voltage available in the H-bridge capacitor by switching the appropriate transistors, introducing the capacitor into the dclink with its voltage pointing the same direction as the voltage delivered by the rectifier. If the power circulates from the grid to the load, the H-bridge capacitor is discharging. When the average voltage delivered by the rectifier is too high it is possible to subtract a fraction by switching the H-bridge accordingly in order to insert its capacitor in series with the dc-link, having its voltage pointing in opposite direction to the voltage delivered by the rectifier. If the power circulates from grid to the load, it is therefore possible to recharge the H-bridge capacitor. The final effect is that by circulating energy from the H-bridge inverter, which is connected between the rectifier and the inversion stages, it is possible to increase the minimum average dc-link voltage, which is seen by the inversion stage, and therefore to improves the voltage transfer ratio. The same principle may be applied to compensate the negative influence of unbalance on the voltage transfer ratio, which will be exemplified by simulations later. The amount of voltage produced by the H-bridge can be adjusted from −V C to +V C by alternating one non-zero voltage switching state and a zero voltage state. The way the hybrid converter changes its switching state over a switching period is illustrated in Fig. 9 . The rectifier stage switches as presented in the previous section between two line-to-line voltages in order to produce sinusoidal input currents, which basically results in the splitting of the switching period in two unequal parts, during which we can assume the voltage delivered by the rectifier is constant.
The inverter stage is producing a standard Space Vector Modulation switching pattern using each of the two unequal halves of the switching period as a given voltage source. Virtually, it compensates the difference between the two line-toline voltages by operating in each switching period half with a different modulation index. The H-bridge is switching in an interleaved way in respect to the inverter stage, in order to allow the hybrid converter to produce all possible switching states, which makes possible to achieve the goal of correcting the rectified voltage, obtain decoupled control of the input and output voltages and to maintain the average capacitor voltage constant. Because it is more convenient not to inject energy in the capacitor via an auxiliary supply, the control of the H-bridge should monitor the capacitor voltage which finally makes sure that the average energy flow in the capacitor is zero:
Following this restriction lead to a preliminary estimation increase of the voltage transfer ratio from 0.866, which is the limit in a traditional DPC topology, to 0.909. By having this energy storage buffer in the dc-link which has a low voltage rating, it is possible not only to improve the voltage transfer ratio only in steady state, but also when the supply voltage is unbalanced or when one or all three supply voltages experience momentary voltage sags. The switches of the H-bridge need to be rated for a DC-link voltage of 9% (unity minus the new voltage transfer ratio) of the peak lineto-line input voltage, which means 50-55 V in the case of a 415 V RMS line-to-line balanced voltage supply. In the case that the H-bridge is needed to compensate the effect of unbalanced voltage supply, the required DC-link voltage of the H-bridge increases with the line-to-line voltage amplitude of the inverse sequence component. This means a DC-link voltage level for the H-bridge inverter of 100-110 V in order to mitigate the effect of a 10% unbalance present in a 415 V RMS line-to-line voltage supply. The size of the H-bridge capacitor should be chosen to limit the voltage ripple below a certain level while delivering rated output voltage/power. In case of balanced supply, the frequency of the power ripple is six times the input frequency and its peak is small (4%) while in case of unbalance, it has higher magnitude and only twice the input frequency. However, minimizing the capacitor voltage ripple is not critical because when the voltage/power delivered by the rectifier reaches its extremes requiring the highest injected voltage from the H-bridge (possible limited by overmodulation), the capacitor voltage (which is integrative of the power) is just crossing its average value and therefore the capacitor size can be minimized.
The switching states of the three-stages of the hybrid converter which are using Space Vector Modulation in the rectifier and inversion stages is shown in Fig. 10 in the moment the average voltage generated by the H-bridge has to change sign. The control system that ensures the proper operation of the H-bridge inverter within the hybrid converter is shown in Fig. 11 . The capacitor voltage is monitored by a PI controller in respect to its reference value and its output generates an offset which is added to the target average voltage seen by the inverter stage. This allows the hybrid converter to adapt to supply voltage changes. The average voltage delivered by the rectifier is calculated each switching period and subtracted from the target, which produces the reference voltage to be generated by the H-bridge inverter. By dividing this value to the actual H-bridge capacitor voltage, the duty-cycle of the nonzero voltage state of the H-bridge inverter is found, while its sign gives the combination of transistors that needs to be gated. A set of mono-stable flip-flops with settable delay perform the desired PWM generation.
Simulation Results
The operation of a DPC under unbalanced voltage supply has been previously investigated (15) (16) , but all the methods uses passive compensation which means that the available output voltage decreases as the unbalance increases. In order to prove the superiority of the proposed active compensation method, a simulation test is carried out where the DPC was required to supply the theoretical output voltage limit of 0.86 while the supply voltage has a 10% unbalance. Fig. 12 shows that the output current and voltage are unbalanced when the input voltage is unbalance at the maximum voltage transfer. It is also clear that the averaged output voltages were distorted when there is not enough dc link voltage to sustain the demand (Fig. 5(b) ). With the use of the clamp voltage it was possible to maintain the output currents and voltages balanced and undistorted. It is required to have the reference input current vector angle aligned with the direct sequence of the input voltage vector to maintain the balanced input currents. This will create an extra distortion on the input side but will preserve the output converter performance. Fig. 13 shows the locus of the input voltage vector that is unbalanced (locus is an ellipse) and the locus of the averaged output voltage vector which in the case of no compensation, is clearly distorted due to insufficient voltage, while in case the active compensation is performed, it maintains circular shape. The effect on the output current is not so clear because the passive load attenuates the voltage distortion. As expected, the input current is more unbalanced in the case of active compensation.
Active Compensation Using the Clamp Capacitor

Active Compensation Using the H-Bridge Inverter
A simulation model of the proposed hybrid converter topology has been built in Saber and the results of fully compensating the effects of unbalanced supply voltage on the output voltage delivered to the load are presented. Fig. 14(a) shows the unbalanced input phase voltages and Fig. 14(b) reveals the waveforms of the input currents, which are slightly distorted (flat top) but well balanced. By utilizing the H-bridge it is possible to deliver sinusoidal and balanced output voltage near the maximum voltage transfer ratio. This can be seen in the shape of the load currents ( Fig. 14(c) ) and in the shape of the filtered output voltage (Fig. 14(d) ). An RC filter with high cut-off frequency was used to extract the fundamental from the PWM output voltage in order to clearly show that the voltages are not only sinusoidal and balanced, but they are not decreased due to the fact that momentarily, due to unbalance, the input voltages cannot allow 0.86 voltage transfer ratio. The input and output voltage locus are shown in Fig. 14(e) . It is clear that the input voltage is unbalanced. The hybrid converter operates near 0.86 voltage transfer ratio, which is denoted by the fact that the two waveforms are almost touching each other. Fig. 14(f) shows that both input and output currents are balanced, even though only the output current is sinusoidal. Balanced input currents in the circumstances of unbalanced supply voltage are obtained by circulating most of the power ripple drawn from the input side with the H-bridge capacitor. In Fig. 15 are shown the intermediary link voltage seen at the rectifier side (top) and the intermediary link voltage and its average seen at the inverter side (bottom). The rectifier side voltage experience a minimum of 440 V of its average, while the inverter side stays almost constant at 500 V, which clearly prove the benefit of having the H-bridge inserted in the intermediary link. Fig. 16 offers closer look on the operation of the H-bridge inverter in order to determine what type of power devices and electrolytic capacitor needed. Fig. 16(a) reveals that the injected voltage reaches a peak of approx 90 V, which means that maintaining a 100 V reference in the capacitor voltage would avoid overmodulation. Fig. 16(b) shows that even though the size of the capacitor is small (1000 µF which actually stores the same energy as a 25 µF/630 V) and the voltage ripple is high (±10 V), it does not influence its behavior mainly because there is always a 90 degrees phase shift between the moment when the capacitor voltage reaches a minimum (which actually occurs when the injected voltage is zero) and the moment the injected reference voltage would reach a maximum. Fig. 16(c) shows the current that flows in the capacitor and its lowpass filtered waveform, which has its highest component (5.52 A pk 3.9 A rms ), at 100 Hz, which is revealed also by its spectrum presented in Fig. 16(d) . As the second highest harmonic is at 300 Hz (3.21 A pk 2.3 A rms ), it means that the cumulative RMS capacitor current is approx. 4.6 A, which is very close to what a PEH169 series electrolytic capacitor (EVOX RIFA) can handle: 4.1 A@100 Hz for a 1000 µF/100 V or 5.0 A@100 Hz for a 1500 µF/100 V, which is far more that a high-voltage electrolytic capacitor with equivalent energy stored (25 µF/630 V) can handle. Therefore, a film capacitor which is more expensive and bulkier would be needed for a back-to-back VSI with reduced dclink capacitor operating under same level of unbalance.
Conclusions
A new method to perform active compensation of unbalanced supply voltage is proposed. It uses the clamp capacitor, which traditionally is used only for protection purpose and therefore, remains unused during normal operation in order to store some energy needed to correct the voltage deficit. It is proven through simulations that it can successfully compensate voltage unbalance as high as 10% without affecting the output voltage capability, which is the main concern when abnormal supply conditions occur. The price to be paid for improving the converter robustness against grid disturbances is a slightly oversized clamp capacitor, the need to introduce an extra IGBT in the clamp circuit and the degradation of input current quality due to uncontrolled capacitor charging.
In order to overcome this last disadvantage, a new hybrid power converter topology is proposed, which consists of connecting an H-bridge inverter into the intermediary circuit of an indirect matrix converter topology, between the rectifier and inverter stages. This allows for increased robustness against unbalanced supply voltage compared to the first method because of the fact that now the input currents are kept under control all the time, allowing for balanced input currents as proven by simulations. Furthermore, preliminary estimations show an improvement in the voltage transfer ratio from 0.866 to 0.909, which means that the voltage delivered to the output side falls within the normal voltage tolerance (±10%) of a motor which will allow this topology to directly compete the well established back-to-back voltage source converters.
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